Abstract-Load-variation insensitivity, for impedance matching between power amplifiers (PAs) and transmitting antennas, contributes to challenging the design of millimeter-wave wireless systems. In this paper, a W -band two-way balanced PA based on a compact quadrature coupler with a broadside coupled stripline (BCSL) as the core is presented to enhance the load-variation insensitivity and stability. The proposed coupler is truly broadband with low amplitude and phase imbalance. The proposed W -band balanced PA achieves higher power-added efficiency (PAE) and unsaturated output power P sat over wide frequency bandwidth. The W -band balanced PA is implemented in a 0.13-µm SiGe BiCMOS process and achieves a measured P sat of 16.3 dBm and a peak PAE of 14.1% at 100 GHz (with 1.6-V power supply). The measured P sat with 1-dB bandwidth is from 91 to 102 GHz. The measured results present the feasibility of the compact quadrature coupler. The total chip surface area (with pads) is 0.64 mm 2 , where the size of the proposed quadrature coupler area is only 0.04 mm 2 .
sensing [8] [9] [10] [11] . One of the most challenging components in W-band wireless systems is its power amplifier (PA). These are expected to be designed with high efficiency and output power, more than 10 dBm. To achieve the high performance, several excellent PAs have been reported in [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] taking the advantages of nanoscale CMOS technologies. Recently, there has been a significant interest in SiGe BiCMOS technology due to the high-speed performance of heterojunction bipolar transistors (HBTs). The SiGe BiCMOS technology is highly suitable for high output power millimeter-wave (mm-Wave) wireless applications [22] [23] [24] [25] .The breakdown voltage in a standard 0.13-μm SiGe BiCMOS dictates a nominal supply voltage of approximate 1.6 V with high current density and cut-off frequency f T [26] . Therefore, the SiGe BiCMOS technology is ideal for power amplifier design for mmWave or sub-mmWave bands.
Notably, the system-on-chip (SoC) technology using antenna-in-packaging is a promising solution for a fullyintegrated mmWave transceiver frontend [27] , [28] . However, at mm-Wave, a particularly challenging task is for the antenna to be treated as the load presented to the PA. It is noted that the PA can be sensitive to the variations in the load impedance, which might affect the input and output performance of the PA and subsequently degrade the transmitted power of the system. This issue turns out to be particularly challenging in the mmWave systems as the frequency increases. As a promising solution, the balanced PA [29] , [30] can be considered due to its inherent load-variation insensitivity. However, the balanced PA technique in mm-Wave PA design has rarely been reported. A typical balanced PA consists of two quadrature couplers and two identical single-ended PAs. There are two parts of the on-chip balanced PA design should be considered. The first one is the tradeoff between the chip size and power losses for the balanced PA. Passive devices on-chip [31] [32] [33] [34] [35] should have minimal power losses and compact circuit size, both of which are difficult to implement with power combining circuits for PAs using the lumped inductors/capacitors or transformer. This is mainly because generally, the quality factor of the transmission line is higher than lumped inductors/capacitors or transformer at high frequency, albeit the sizes of the lumped inductors/capacitors or transformers are smaller than the transmission line. Normally, transformers and additional capacitors are implemented for conventional on-chip couplers [32] , [33] .
Therefore, here the transmission line of the broadside coupled strip-line (BCSL) is used in the design to minimize the chip size and power loss. Secondly, the 90°phase difference bandwidth of quadrature coupler also plays a pivotal role in determining the performances of/ the balanced PA. However, the conventional approach [32] , [33] using the transformer and additional capacitors has limited operation bandwidth especially 90°phase difference bandwidth at high frequency. Theoretically, in the design proposed here, applying the BCSL with additional lumped inductors and capacitors, results in a phase difference bandwidth of the quadrature coupler to be frequency independent. Hence, this proposed topology of quadrature couple could suitably be used in balanced PA designs at high-frequency bands such as V-band or W-band.
In this paper, a W-band balanced power amplifier with compact quadrature couplers is designed. The proposed compact quadrature coupler consists of the broadside coupled stripline (BCSL), lumped inductors and capacitors connected to adjacent ports. The coupling mechanism enjoys a wideband performance and a minimized phase imbalance response over the entire bandwidth. Furthermore, the coupler has miniaturized layout, consequently leading to a reduced signal loss while traveling along the metal conducting lines. The W-band balanced power amplifier has high PAE and saturated output power with unconditional stability over the entire frequency range 91 to 102 GHz. Taking advantages of the high Q factor of lumped components and the improved coupling effect of BCSL, the designed quadrature coupler maintains a miniaturized layout and good performance of the balancing circuitry for further pushing up the overall performance of the balanced PA. This paper is organized as follows: Section II gives the analysis, modeling, and implementation of the BCSL in a standard 0.13-μm SiGe technology. The W-band balanced PA design and its post-simulation performances are illuminated in Section III. The measured results of proposed W-band balanced PA are presented in Section IV while the conclusion is given in Section V.
II. ANALYSIS OF BCSL-BASED QUADRATURE COUPLER

A. Requirement of the Quadrature Coupler
Due to the symmetric geometry of the quadrature coupler, the core is a section of coupled transmission lines that support two different propagation modes of common-mode and differential-mode [36] . The coupled transmission line is one of the circuit structures for the quadrature coupler. If the coupled transmission line satisfies symmetrical of two principal axes and supporting two different propagation modes, it is possible to be a quadrature coupler. However, edge-coupled microstrip lines are normally used to implement the conventional quadrature coupler in Printed-Circuit-Board (PCB) technology. This circuit structure is not suitable to be utilized in on-chip coupler design due to the inherent large circuit layout. The transformer satisfies being used for a conventional quadrature coupler excepted that it supports either differentialmode or common-mode signal. The four-terminal transformer could support the differential propagation mode but it is not considered as a coupler. Therefore, some other additional four reactive components supporting the common mode is required. In this design, it uses the broadside-coupling line (BCSL) to implement the core section of the proposed quadrature coupler instead of the on-chip transformer to support the differentialmode in SiGe technology.
B. BCSL with Differential Mode
The coupled-inductors is widely used in analog integrated RF circuits as shown in Fig. 1 (a) . The ideal complete set of S-parameters of the coupled-inductors with tight coupling is presented in (1 
The BCSL as coupled-inductors supports differential-mode transmission, which allows differential signals to pass through and fully suppresses common-mode signals. It can be observed by conversing (1) to mixed-mode S-parameter. The commonmode and differential-mode S-parameters are given by:
and
From ( To further reduce the on-chip circuit areas, in this design, the broadside-coupling line (BCSL) structure is used to be as the core section to support differential-mode transmission as shown in Fig. 1(b) . Practically, the parasitic effects from silicon process on BCSL should be taken into considerations. The lumped model used for the coupled-inductors is based on the model presented in [37] which is shown in Fig. 2(a) . There are some parameters of the model, including the primary inductors (LP and LS), the parasitic coupling capacitors and the parasitic resistors, have been considered and simulated in ADS. The coupling coefficient (k), substrate capacitance (Csub1) and resistance (Rsub1) have been fit to electromagnetic (EM) simulations of the BCSL in HFSS. As can be seen in Fig. 2(b) , there is a very good agreement between the lumped-element model and the EM simulation over a broad frequency range from 80 GHz to 120 GHz.
C. Analysis of Proposed Quadrature Coupler Based on BCSL
The circuit schematic of the proposed quadrature coupler with BCSL is illustrated in Fig.3 . Due to the usage of BCSL section and reactive elements, the total circuit could be as the quadrature coupler. The BCSL section shown in Fig. 2 has the characteristic impedance Z and the electrical length θ , respectively. The two capacitors have a capacitance of C while the four inductors have the same inductance of L. Since the symmetrical network of the proposed coupler shown in Fig. 3 , it could be divided into two equivalent half circuits as shown in Fig. 4 . To simplify the analysis and reduce the circuit size of BCSL, the electrical length θ is assumed to be equal to 90°. The characteristics of these two half circuits could be obtained by the following analysis.
The ABCD parameters of the equivalent circuits for evenand odd-mode excitations can be obtained as (4) and (5), as shown at the bottom of this page.
By using the ABCD parameters, the even-and odd-mode scattering-parameters can be obtained as
Thus, the total scattering parameters of the proposed quadrature coupler can be determined by
Theoretical scattering parameters of a quadrature coupler are
Here, scales of the S 11 , S 22 , and S 31 are magnitude. The power ratio is used to define the power dividing ratios of the proposed coupler between port 2 and port 4. While both (9a) and (9b) are satisfied while the equations (6-9) are considered, the following conditions can be obtained as
The condition (10) can be rewritten as
Based (4), (5) and (11), we can obtain the following mathematical relationship: After obtained the values of the additional inductors L and capacitors C, the magnitude imbalance could be given by
The ω 0 is defined as the center frequency. Theoretically, the magnitude imbalance is straightly proportional to ω, which is the factor to limit the power dividing ratio bandwidth. The phase difference is given by
The phase difference is 90°that is independent of frequency.
The calculated results of the ideal proposed quadrature coupler have been illustrated in Fig.5 .
D. Implementation of Proposed BCSL-Based Quadrature Coupler in 0.13-μm SiGe
The proposed quadrature coupler is implemented by 0.13-μm SiGe technology in this design. The thick metal layers of Top Metal 2 (TM 2 ) and Top Metal 1 (TM 1 ) are used to implement the BCSL on chip. Since the BCSL is used to support the differential transmission signals, the virtual ground exists between TM 2 and TM 1 . Therefore, other metal layers under the BCSL area are fully removed to avoid the unnecessary impact. The on-chip inductors of this W-band coupler are implemented by high impedance microstrip line with M 3 used as the ground plane. The layout of BCSL and on-chip inductors are shown in Fig. 6(a) . Notably, the interdigital structures are applied on TM 2 to implement the onchip capacitors in this design. The 3D layout of the proposed quadrature coupler is illustrated in Fig. 6(b) .
The proposed quadrature coupler is designed and optimized using EM simulation tool HFSS. In this proposed coupler, an on-chip interdigital capacitor is connected to the BCSL with vias between TM 2 and TM 1 . The full-EM simulated results of the proposed coupler are shown in Fig.7 . The simulated insertion loss of the proposed coupler is less than 4.3 dB at 80-110 GHz, and the return loss is larger than 10 dB at 85-115 GHz. The amplitude and phase imbalance are 1.5 dB and 5°, respectively, up to 110 GHz. 
III. W-BAND BALANCED POWER AMPLIFIER USING PROPOSED QUADRATURE COUPLER
A. Principle of Balanced PA
The balanced PA owns some advantages such as loadvariation insensitivity, enhanced stability, output power combining, wide bandwidth, and enhanced input and output matching [29] , [30] . The load variation insensitivity is important for mm-Wave PA design. The imprecise load impedance matching results in performance degradation of the PAs.
In Fig.8 , the input signal is split into two parts by the input coupler with an equal power dividing ratio with 90°phase difference and delivered to the ports P 2 and P 4 , respectively. These two separated signals are amplified by PA_1 and PA_2 and then combined by the output coupler with a reversed 90°p hase difference to get the output power. Reflected signals would be produced due to the impedance mismatch. After through the input 90°coupler once again, the reflected signals of two ways appear at P 1 port owns the 180°phase difference, which would obtain the unconditionally matching level [30] at the Input by canceling each other. What's more, the reflected signals are superimposed with 0°phase difference at the P 3 Isolated port which should be terminated by a 50 load. It owns the same principle at the output port of the balanced PA with better impedance matching. Due to the parallel arrangement of the proposed PAs, the gain of the balanced PA is the same as a single-ended one. Even though the load impedance of each single-ended PA mismatches with a very high gain in the balanced PA, the stability of the balanced PA can be improved. Therefore, in the balanced PA design, the load impedance matching requirement of each single-ended PA can be relieved to obtain better and reliable performances. Additionally, even if one of the PAs is broken in the on-chip balanced PA, the PA can still work with a reduced gain by 6 dB. Fig. 9 presents the schematics of the proposed W-band balanced PA with BCSL-based quadrature coupler. A quadrature coupler separates the input signal into two paths with the 90°phase difference. A same quadrature coupler combines the output for higher delivery power. Both the input and output proposed quadrature couplers are designed with the consideration of input and output impedance matching. To increase gain and enhance output power, a three-stage topology has been adopted in this design. To solve the inter-stage matchings issues raised by the three-stage topology, the T-networks are inserted at Q 1 -to-Q 2 and Q 2 -to-Q 3 , respectively, as of which the matching effects are demonstrated in Fig. 10(a) and (b) , correspondingly. Taking a branch of single-ended PA into consideration, the 90°microstrip lines at the collector node of Q 3 is used as RF choke with the implementation of the matching network between Q 3 and the output port (50 Ohms). The high impedance microstrip lines and the Metal Insulator Metal (MIM) capacitors are used as inductors and capacitors in inter-stage matching networks, respectively. The EM simulations for the full PA structure implemented in the layout are investigated in this design to ensure parasitic effects are fully considered. V CC1 , V CC2 and V CC3 are the supplies of the first, second and third stage of the proposed PA, respectively. Meanwhile, the V BE1 , V BE2 and V BE3 are three biasing supplies for base nodes of each stage to conveniently tune the proposed PA for performance optimization.
B. Architecture of the Proposed Balanced PA
C. Transistor Size and Impedance Matchings
Since the output power is one of the main challenges in W-band PA design, the transistor size in the PA should be carefully considered. In this design, the PA consists of three common-emitter stages in the class AB biasing condition. This proposed PA is fabricated in IHP SG13G2 0.13-μm BiCMOS SiGe HBT technology [26] with device peak f T / f max of around 300/500 GHz. Noticeably, the breakdown voltages V CEO is 1.6 V. Each bipolar transistor with device size of 8 × 0.07 × 0.9 μm 2 is used in this design. The larger-sized transistor owns the higher output power capability. However, the parasitic effects from the transistor layout would increase when the size of the transistor is larger. Moreover, the optimal source and load impedances of the transistor for maximum output power and power-added efficiency (PAE) would change with different sizes of the transistors. Therefore, the optimal size of the transistor should be carefully selected when designing W-band PA. To obtain higher output power and simplify the W-band PA design process, in this work, we choose the standard active device cells from the foundry PDK. To ensure enough driving power capability, the first-and second-stage transistors, Q 1 and Q 2 , consist of 1-parallel and 2-parallel 4 μm standard bipolar cells, respectively. Since the last stage always determines the maximum output power capability of the PA, the third stage power transistor Q 3 is designed using 4-parallel standard bipolar cells. Hence, Q 3 is implemented using four of 8 × 0.07 × 0.9 μm 2 transistors connected in parallel to form the 32 μm emitter-length device.
The source impedance of each stage transistor is considered. The lower biasing resistor is used to enhance the I BE , which could improve the output load current with high output power P sat . The source impedance of Q 1 , Q 2 , and Q 3 , are 7-j 12 , 5.1-j 2.6 , and 3.3-j 1 at 100 GHz, respectively. In Fig.10 (a) , the input power is −3 dBm when the source impedance is 7-j 12 for the transition from Q1 to Q2. Similarly, in Fig.10 (b) , the input power and source impedance are 6 dBm and 5.1-j 2.6 , respectively. In this design, we choose the biasing resistors (>100 ) larger than the source impedance of each stage transistor, as is shown in Fig. 9 . The load pull technique is used to optimize the load impedance of the transistor at each stage with a maximum output power at 100 GHz. The optimum load impedance for Q 3 is 10.8-j 5.4 with a maximum output power of 17.9 dBm at 100 GHz as shown in Fig. 11. In Fig. 9 , the output matching is implemented using the high-pass impedance network and the inductors are absorbed by the proposed quadrature coupler at the output port. Similarly, the input-and interstage-matchings are also implemented using the inductor and capacitor circuits. The MIM capacitors are from the standard PDK provided by the foundry IHP. Inductors are implemented using TM 2 layer to metal M 3 with different electrical lengths at 100 GHz. The full schematic of the W-band balanced PA with proposed quadrature coupler is shown in Fig. 9 . In this design, the total current of the whole balanced PA is approximately equal to 34 mA from a 2 V supply, where the voltage drops on the off-chip biasing resistors are included.
D. Thermal Issue and Load Variations
In this design, the 0.13-um SiGe technology was used in PA design, which employs a multi-finger structure to enhance the capability of power handling and thermal dissipations. Hence, the thermal issue should be investigated to demonstrate the robustness and adaptability of the proposed PA. It utilizes the foundry PDK with the thermal model of the SG13G2 transistors to simulate the peak PAE and peak output power P out under 25°C, 50°C and 75°C, respectively. As can be seen from Fig.12 (a), (b) and (c), the PAE of the proposed PA is decreased by increasing the temperature under different loads. The peak output power of the proposed PA keeps the nearlysame values by increasing temperature under different loads, as shown in Fig.12 (e) , (f) and (g), respectively. Moreover, to investigate the load sensitivity of the proposed balanced PA, the load is varied from 35 Ohm to 65 Ohm (± 30% variations of a standard 50 Ohm load). In Fig. 13 (a) , the |S 22 | is investigated by load variations from 35 Ohm to 65 Ohm, which presents that the proposed PA owns the load variation insensitivity from 80 GHz to 110 GHz. Moreover, the stability factors of K -factor and μ-factor with different loads are illustrated in Fig.13 (b) and (c) , respectively. 
E. S-Parameters and Stability Considerations
The simulated and measured small-signal S-parameters are shown in Fig. 14(a) . The single-ended three-stage PA owns a simulated S 21 peak small-signal gain of 22.4 dB at 94 GHz with a 3-dB bandwidth of 89-101 GHz. The simulated S 11 remains below 10 dB from 92 GHz to 108 GHz, while the S 22 is below 10 dB from 89 to 92 GHz. In this work, the small-signal peak gain of 23.8 dB at 93 GHz with a 3-dB bandwidth of 87-103 GHz is observed in Fig. 14(a) . By using the proposed quadrature coupler, the input-and output-reflection coefficients S 11 and S 22 of the W-band balanced PA are below 10 dB from 81 to 110 GHz, which verifies that the proposed quadrature coupler could enhance the inputand output-matching levels to improve the output power of the PA. Obviously, the simulated isolation S 12 of both the single-ended and balanced PA are below 50 dB from 80 to 110 GHz. The small-signal gain |S 21 | of the balanced PA has about 1.8 dB difference between the simulations and measurements, which is likely due to the underestimated transmission-loss of the modeled passive components during EM simulations. The gain of the proposed balanced PA is approximately 2 dB less than the single-ended one, which is due to the unavoidable losses caused by the input and output quadrature couplers. The simulated K -factor and μ-factor for the single-ended and balanced PAs are shown in Figs. 12(b) and (c) , respectively. The stability analysis is conducted using ADS showing that the K-factor is >1 and the μ-factor is >0 from DC to 250 GHz, which verifies an unconditional stable characteristic of the proposed structure. While not shown in this study, the balanced PA with the proposed coupler owns higher K-factor and μ-factor than that of the single-ended PA.
IV. MEASUREMENTS Fig.15 (a) shows the die photograph. The chip area is 0.8 × 0.8 mm 2 including all pads, while the size of the proposed quadrature coupler using BCSL is 0.2 × 0.18 mm 2 . The W-band PA is measured using an on-chip GSG probe station, a signal generator, a W-band up-conversion and a down-conversion modules, WR-10 waveguides and a spectrum analyzer as shown in Fig.15 (b) . In this measurement setup, the W-band up-and down-conversion modules have the fixed output power at about 0 dBm including the power losses of waveguides, GSG probes and cables for interconnections. In Fig. 14 , the measured small-signal S-parameters and the stability results of the proposed PA are presented in comparison to the simulated results. Here, the s-parameter is measured by vector analyzer of nritsu MG3697C and up-conversion W-band module (Agilent S10MS-AG). We used the fixed input power of 0 dBm (including embedded cable and probe losses) to measure the saturated output power P sat and PAE versus frequency from 80 to 110 GHz. The input W-band signal (80 to 110 GHz) is generated using Agilent E8257D signal generator and up-conversion W-band module. The WR-10 GSG probe loss is approximately 0.6 dB. After the DUT chip, the down-conversion W-band module converts the output signals to the testable frequency range. The Agilent E4448A spectrum analyzer is used to measure the output power of the DUT. Fig. 16 shows the simulated output power and PAE under different temperatures. Moreover, it is also shown the measured PA saturated output power and PAE from 80 to 110 GHz with the same power supply of 2 V. The proposed W-band PA results in a saturated output power of 16.3 dBm at 95 GHz with a peak PAE of 14.1 %. The measured P sat for the W-band PA is >12 dBm at 88-110 GHz with 1-dB bandwidth >9 GHz from 91-102 GHz. Meanwhile, the measured peak PAE is >10% at 92-105 GHz. Table I summaries the measured performances comparing with the reported state-ofthe-art W-band PAs. Comparing with the works using the SiGe technologies, the proposed design has obvious advantages of compactness and power handling capability in terms of PAE and output power. Particularly, the layout of the proposed design is approximately 10 times, 75 times and 2 times smaller compared with [23] [24] [25] , respectively. Even though [22] has a similar layout area in terms of wavelength, this work shows better power handling capabilities in the aspects of output power and PAE. Comparing with 65nm and 90nm [17] [18] [19] and less complexity [15] , [16] , [20] , [21] , respectively.
V. CONCLUSION
A W-band two-way balanced power amplifier (PA) using a compact quadrature coupler with broadside coupled stripline (BCSL) has been demonstrated in 0.13-μm SiGe HBT. The main idea of our work is to propose a novel approach of designing mm-wave PA with the good performance in terms of high PAE, high output power, and improved stability over a wide frequency range as well as the miniaturized layout. Comparing with the traditional edge-coupled microstrip lines, BCSL shows better coupling effect between the two coupled lines, consequently leading to the merits of miniaturized layout, low loss, a high-quality factor, low phase errors and low amplitude errors over a relatively wide bandwidth. The designed PA with the BCSL based approach achieves 16.3 dBm saturated output power with 14.1% PAE at 100 GHz. The proposed W-band balanced PA can be used in beamforming phased array antennas for G/bit data-rate wireless communications and high-frequency imaging applications. He has authored or co-authored over 350 internationally referred journal papers and over 170 international conference papers. He has co-invented of five granted Chinese patents and 27 granted U.S. patents (five of them have been licensed), and 29 filed patents. His research interests include microwave/millimeter-wave/THz passive components, active components, antenna, and microwave monolithic integrated circuits, such as MMIC and radio frequency integrated circuits. 
